A Sparse-ON Pixel Two-Dimensional 6/8 Modulation Code
نویسندگان
چکیده
منابع مشابه
Two-dimensional Totalistic Code 52
The totalistic two-dimensional cellular automaton code 52 is capable of a wide variety of behavior. In this paper we look at its generic behavior, its complex behavior on simple backgrounds, its versatility in performing finite computations, and its block emulations of elementary cellular automata (ECA). In all, we found 65 ECA which are emulated by code 52. Taken together, the evidence is stro...
متن کاملOn two-dimensional Cayley graphs
A subset W of the vertices of a graph G is a resolving set for G when for each pair of distinct vertices u,v in V (G) there exists w in W such that d(u,w)≠d(v,w). The cardinality of a minimum resolving set for G is the metric dimension of G. This concept has applications in many diverse areas including network discovery, robot navigation, image processing, combinatorial search and optimization....
متن کاملTwo-dimensional digital filters with sparse coefficients
Is sparsity an issue in 2-D digital filter design problems to explore and why is it important? How a 2-D filter can be designed to retain a desired coefficient sparsity for efficient implementation while achieving best possible performance subject to that sparsity constraint? These are the focus of this paper in which we present a two-phase design method for 2-D FIR digital filters in two most ...
متن کاملSpeech enhancement based on hidden Markov model using sparse code shrinkage
This paper presents a new hidden Markov model-based (HMM-based) speech enhancement framework based on the independent component analysis (ICA). We propose analytical procedures for training clean speech and noise models by the Baum re-estimation algorithm and present a Maximum a posterior (MAP) estimator based on Laplace-Gaussian (for clean speech and noise respectively) combination in the HMM ...
متن کاملTwo-dimensional systolic-array architecture for pixel-level vision tasks
This paper presents ongoing work on the design of a two-dimensional (2D) systolic array for image processing. This component is designed to operate on a multi-processor system-on-chip. In contrast with other 2D systolicarray architectures and many other hardware accelerators, we investigate the applicability of executing multiple tasks in a time-interleaved fashion on the Systolic Array (SA). T...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The Journal of Korea Information and Communications Society
سال: 2013
ISSN: 1226-4717
DOI: 10.7840/kics.2013.38a.10.833